HT93LC46 DATASHEET PDF

HT93LC46 1k 3-wire CMOS Serial EePROM Features. Operating voltage VCC Read: V~V Write: V~V Low power consumption Operating: 5mA max. HT93LC46 datasheet, HT93LC46 circuit, HT93LC46 data sheet: HOLTEK – CMOS 1K 3-Wire Serial EEPROM,alldatasheet, datasheet, Datasheet search site for. HT93LC46 datasheet, HT93LC46 circuit, HT93LC46 data sheet: HOLTEK – 1K 3- Wire CMOS Serial EEPROM,alldatasheet, datasheet, Datasheet search site for.

Author: Zulut Dijas
Country: Monaco
Language: English (Spanish)
Genre: Medical
Published (Last): 23 August 2008
Pages: 111
PDF File Size: 9.14 Mb
ePub File Size: 13.89 Mb
ISBN: 613-2-41902-379-5
Downloads: 25160
Price: Free* [*Free Regsitration Required]
Uploader: Shakakinos

Since the internal auto-timing generator provides all timing signal for the erase-all operation, so the SK clock is not required. Its bits of memory are organized into 64 words of 16 bits each when the ORG pin is connected to VCC or organized into words of 8 bits each when it is tied to VSS.

Holtek reserves the right to alter its products without prior notification. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise.

By popular microcontroller, the versatile serial interface including chip select CSserial clock SKdata input DI and data output DO can be easily controlled. The auto-timing write cycle includes an automatic erase-before-write capability. The DO pin will remain low but when the operation is over, the DO pin will return to high and further instruction can be executed. There is an internal pull-up resistor on the ORG pin.

  DUSAR VORDACH PDF

The following are the functional descriptions and timing diagrams of all seven instructions. After power on, the device is by default in the EWDS state. The DO pin will remain low but when the operation is over the DO pin will return to high and further instruction can be executed. No data can be written into the device in the programming disabled state.

Test Conditions Input rise and fall time: However, Holtek assumes no responsibility arising from the use of the specifications described. The HT93LC46 contains seven instructions: The Datashewt pin will remain low but when the operation is over, the DO pin will return ht93c46 high and further instructions can be executed.

HT93LC46 Datasheet

These serial instruction data presented at the DI hr93lc46 will be written into the device at the rising edge of SK. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability. For the most up-to-date information, please visit our web site at http: Stresses exceeding the range specified under?

After the erase-all hf93lc46 set has been issued, the data erase feature is activated by the falling edge of CS. Taipei Sales Office 4F-2, No. These are stress ratings only.

HT93LC46 Datasheet pdf – CMOS 1K 3-Wire Serial EEPROM – Holtek Semiconductor

When the user selectable internal organization is arranged into 64? After the data word has been read the internal address will be daasheet incremented by 1 allowing the next consecutive data word to be read out without entering further address data. Since the internal auto-timing generator provides all timing signals for the write-all operation, so the SK clock is not required.

  ISO 14579 PDF

For successful instructions, CS must be low once after the instruction is sent. The information appearing in this Datasheeg Sheet is believed to be accurate at the time of publication.

【HT93LC46 HT】Electronic Components In Stock Suppliers in 【Price】【цена】【Datasheet PDF】USA

At both the power on and power off state the device automatically entered the disable mode. By so doing, the internal memory data can be protected. After the write-all instruction set has been issued, the data writing is activated by the falling edge of CS. The data on DO pin changes during the low-to-high edge of SK signal.

The 8 bits or 16 bits data stream is preceded by a logical? Since the internal auto-timing generator provides all timing signal for the internal writing, so the SK clock is not required. The device is optimized for use in many industrial and commercial applications where low power and low voltage operation are essential. Since the internal auto-timing generator provides all timing signals for the internal erase, so the SK clock is not required.

VPN